

The diagram illustrates the system architecture centered around the Intel Atom Z8700 CPU and the Panther Point PCH. The CPU is connected to the PCH via the system bus. The PCH manages various interfaces and peripherals:

- Memory:** The CPU is connected to 1G/2G DDR3 VRAM (8 channels) via the memory controller. The PCH is connected to DDR3 SO-DIMM memory via the memory controller.
- Storage:** The PCH is connected to SATA HDD and SATA ODD drives via the SATA controller. It also connects to mSATA/SSD drives via the SATA 3.0 controller.
- Peripherals:** The PCH manages various interfaces including USB 2.0 and USB 3.0 ports, a MiniCard WLAN/WMAX BT combo, a Card Reader (Alcor AU6465), and an Atheros QCA8171 Giga Ethernet controller.
- Audio:** The PCH is connected to the Azalia Codec (IDT/ID92HD99) via the Azalia interface, which then connects to a Head Phone (Combo Jack) and a DMIC.
- Display:** The PCH is connected to the eDP Panel via the eDPx2 interface and to the HDMI port via the DDC interface.
- Other:** The PCH is connected to the Debug Conn. via the LPC interface and to the SPI ROM (4MB BIOS/EC) via the HSPI interface.

The diagram also shows the connection of the CPU to the PCH via the system bus, and the PCH to the various peripherals via their respective interfaces.

CPU VCORE	Page 80
SYSTEM, +3V, +5V	Page 81
+1.05VS	Page 82
DDR & VTT	Page 83
1.8VS	Page 84
SMART CHARGER	Page 88
POWER DETECT	Page 90
LOAD SWITCH	Page 91
POWER PROTECT	Page 92

GPU VCORE	Page 87
+1.05VS_VGA	Page 91
+1.5VS_VGA	Page 91
+3VS_VGA	Page 91
+12VS_VGA	Page 91
LOAD SWITCH	Page 91
POWER PROTECT	Page 92

Skew Holes

PCH_CPT
GPIO

PCH_CPT GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	1D PX/URA_DS	PCB_ID4	EXT PU REV PD	+3VS
GPIO 01	1D STD/EN	PCB_ID6	EXT PU REV PD	+3VS
GPIO 02		MPC_PWR_CTRL#	EXT PU REV PD	+3VS
GPIO 03		SATA_ODD_DA#	EXT PU	+3VS
GPIO[4:5]		EXTTS_SNI_DRV[0:1]_PCH	EXT PU	+3VS
GPIO 06	1D Pwr/Main	PCB_ID7	EXT PU REV PD	+3VS
GPIO 07	1D USB3.0	PCB_ID3	EXT PU REV PD	+3VS
GPIO 08		BT_ON/OFF#	EXT PU	+3VSUS_ORG
GPIO 09	1D Speaker	ONKYO_DET1	EXT PU	+3VSUS_ORG
GPIO 10	1D Sleep & Multi	PCB_ID11	EXT PU REV PD	+3VSUS_ORG
GPIO 11		EXT_SCI#	EXT PU	+3VSUS_ORG
GPIO 12		GPIO12	EXT PU	+3VSUS_ORG
GPIO 13		GPIO13	EXT PU	+3VSUS_ORG
GPIO 14		PCB_ID10	EXT PU REV PD	+3VSUS_ORG
GPIO 15		EXT_SMI#	EXT PU	+3VSUS_ORG
GPIO 16	Clear FWD	GPIO16		+3VS
GPIO 17		DGPU_PWROK	EXT PU REV PD	+3VS
GPIO 18		CLK_REQ1#	EXT PU	+3VS
GPIO 19		BBS_BIT0	REV PD	+3VS
GPIO 20	WLAN	CLK_REQ_WLAN#	EXT PU REV PD	+3VS
GPIO 21	17W/35W/45W	PCB_ID8	EXT PD REV PU	+3VS
GPIO 22		WLAN_LED	EXT PD	+3VS
GPIO 23		GPIO23	TEST POINT	+3VS
GPIO 24		GPIO24	EXT PU	+3VSUS_ORG
GPIO 25	LAN	CLK_REQ_LAN#	EXT PU REV PD	+3VSUS_ORG
GPIO 26		CLK_REQ4#	EXT PU	+3VSUS_ORG
GPIO 27		GPIO27	PD	+3VSUS_ORG
GPIO 28		PLL_ODVR_EN	REV PD	+3VSUS_ORG
GPIO 29		GPIO29	REV PU	+3VSUS_ORG
GPIO 30		ME_SUSPWRDNACK	EXT PU	+3VSUS_ORG
GPIO 31		ME_AC_PRESENT	EXT PU	+3VSUS_ORG
GPIO 32		PM_CLKRUN#	EXT PU	+3VS
GPIO 33		HDA_DOCK_EN#	TEST POINT	+3VS
GPIO 34	1D HDMI SKU	PCB_ID2	EXT PU REV PD	+3VS
GPIO 35		CRT_IN#	EXT PU	+3VS
GPIO 36		SATA_ODD_PRSENT#_R	EXT PU	+3VS
GPIO 37		FDI_OVRVLTG	EXT PD REV PU	+3VS
GPIO 38		PCB_ID0	EXT PD REV PU	+3VS
GPIO 39		PCB_ID1	EXT PD REV PU	+3VS
GPIO 40		GPIO40	EXT PU	+3VSUS_ORG
GPIO 41		GPIO41	EXT PU	+3VSUS_ORG
GPIO 42		GPIO42	EXT PU	+3VSUS_ORG
GPIO 43	1D Speaker	HARMAN_DET2	EXT PU	+3VSUS_ORG
GPIO 44		CLK_REQ5#	EXT PU	+3VSUS_ORG
GPIO 45		CLK_REQ6#	EXT PU	+3VSUS_ORG
GPIO 46		CLK_REQ7#	EXT PU	+3VSUS_ORG
GPIO 47		CLKREQ_PEG#	EXT PU REV PD	+3VSUS_ORG
GPIO 48	17W/35W/45W	PCB_ID9	EXT PU REV PD	+3VS
GPIO 49	1D zero Power GND	PCB_ID5	EXT PU REV PD	+3VS
GPIO 50		DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 51		BBS_BIT1	REV PD	+3VS
GPIO 52	1D eDP/LVDS	PCB_ID12	EXT PD REV PU	+3VS
GPIO 53		KB_LED_ID	REV PU	+3VS
GPIO 54		DGPU_PWR_EN	EXT PU	+3VS
GPIO 55		STP_A16OVR	REV PD	+3VS
GPIO 56		CLK_REQ_PEG_B#	EXT PU	+3VSUS_ORG
GPIO 57		WLAN_ON		+3VSUS_ORG
GPIO 58		SML1_CLK	EXT PU	+3VSUS_ORG
GPIO 59		GPIO59	EXT PU	+3VSUS_ORG
GPIO 60		DRAMRST_CNTRL_PCH	EXT PU	+3VSUS_ORG
GPIO 61		PM_SUS_STAT#	TEST POINT	+3VSUS_ORG
GPIO 62		SUSCLK	TEST POINT	+3VSUS_ORG
GPIO 63		SLP_S5#	TEST POINT	+3VSUS_ORG
GPIO 64		DGPU_EDID_SELECT#	REV PU	+3VS
GPIO 65		CLK_USB48_CR		+3VS
GPIO 66		GPIO66	TEST POINT	+3VS
GPIO 67		DGPU_PRSENT#	EXT PD REV PU	+3VS
GPIO 68		SATA_ODD_PWRGT	EXT PU	+3VS
GPIO 69		TV_DET	EXT PD	+3VS
GPIO[70:71]		GPIO[70:71]	EXT PU	+3VS
GPIO 72		BATLOW#	EXT PU& TP	+3VSUS_ORG
GPIO 73		CLK_REQ0#	EXT PU	+3VSUS_ORG
GPIO 74		SML1_ALERT#	EXT PU	+3VSUS_ORG
GPIO 75		SML1_DAT	EXT PU	+3VSUS_ORG

EC
IT8587

EC GPIO	Use As	Signal Name
GPA0		PWR_WHITE_LED#
GPA1		BAT_ORG_LED#
GPA2		KEYBOARD_LED#
GPA3		DC_IN_LED#
GPA4		WLAN_RST#
GPA5		CHGCB2#
GPA6		THERM_ALERT#_EC
GPA7		PCH_FLASH_DESCRIPTOR
GPB0		NUM_LED#
GPB1		CAP_LED#
GPB2		THRO_CPU
GPB3		SMB0_CLK
GPB4		SMB0_DAT
GPB5		A20GATE
GPB6		RCIN#
GPB7		PM_RSMRST#
GPC0		CRX0
GPC1		SMB1_CLK
GPC2		SMB1_DAT
GPC3		KSO16
GPC4		AC_IN_OC
GPC5		KSO17
GPC6		BAT1_IN_OC#
GPC7		ME_AC_PRESENT
GPD0		PM_SUSB#
GPD1		PM_SUSC#
GPD2		BUF_PLT_RST#
GPD3		EXT_SCI#
GPD4		EXT_SMI#
GPD5		PM_PWROK
GPD6		FAN0_TACH
GPD7		USBP01_EN
GPE0		VSUS_ON
GPE1		SUSC_EC#
GPE2		SUSB_EC#
GPE3		CPU_VRON
GPE4		PWR_SW#_M
GPE5		USB_OC01#_EC
GPE6		LID_SW#
GPE7		USB_OC2#_EC
GPFO		BAT_LEARN
GPFI		ME_SUSPWRDNACK
GPFF		PM_PWRBTN#
GPFF3		TEST pin
GPFF4		TP_CLK
GPFF5		TP_DAT
GPFF6		H_PECI_EC
GPFF7		LCD_BACKOFF#
GPFO		HDMI_HPD_M
GPFI		NC
GPFG		FB_CLAMP_TGL_REQ#
GPFG6		HDPINT#
GPFO		PM_CLKRUN#
GPFI		CHGCB0#
GPFI2		CHGCB1#
GPFI3		KB_ID
GPFI4		JACK_IN#
GPFI5		HDPLOC
GPFI6		HDPACT
GPFI7		AD_IINP
GPFI8		SUS_PWRGD
GPFI9		ALL_SYSTEM_PWRGD
GPFI10		VRM_PWRGD
GPFI11		ADAPT_AD
GPFI12		BACK_EN_C
GPFI13		WLAN_ON_EC
GPFI14		IMON
GPFI15		SLP_MUSIC_EN
GPFI16		BAT_OFF#
GPFI17		OP_SD#
GPFI18		USBSLP_EN
GPFI19		GPU_FB_CLAMP
GPFI20		CTL_FAN
GPFI21		SW_RICRST
GPFI22		LAN_PWR_EN#
GPFI23		LPC_AD0
GPFI24		LPC_AD1
GPFI25		LPC_AD2
GPFI26		LPC_AD3
GPFI27		CLK_KBCPCI_PCH
GPFI28		LPC_FRAME#
GPFI29		INT_SERIRQ

EC Name	Use As	Signal Name
WRST#		EC_RST#
FSCE#		SCE#
FSCK		SCK
FMOSI		SI
FMISO		SO
KSI0		KSI0
KSI1		KSI1
KSI2		KSI2
KSI3		KSI3
KSI4		KSI4
KSI5		KSI5
KSI6		KSI6
KSI7		KSI7
KSO0		KSO0
KSO1		KSO1
KSO2		KSO2
KSO3		KSO3
KSO4		KSO4
KSO5		KSO5
KSO6		KSO6
KSO7		KSO7
KSO8		KSO8
KSO9		KSO9
KSO10		KSO10
KSO11		KSO11
KSO12		KSO12
KSO13		KSO13
KSO14		KSO14
KSO15		KSO15




SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)


PCIE 1	N/A
PCIE 2	WLAN
PCIE 3	LAN
PCIE 4	N/A
PCIE 5	N/A
PCIE 6	N/A
PCIE 7	N/A
PCIE 8	N/A

USB 0	USB 3.0 Port(Right Front)
USB 1	USB 3.0 Port (Right Back)
USB 2	WiFi/BT
USB 3	USB-Reserve
USB 4	TV Tuner Card1
USB 5	TV Tuner Card2
USB 6	N/A
USB 7	N/A
USB 8	Card reader
USB 9	USB(Left Front)
USB 10	Camera
USB 11	Touch Panel
USB 12	N/A
USB 13	N/A

SATA0	SATA HDD
SATA1	mSATA
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A



+1.5V		+1.5V	5,7,16,17,18,57,83
+3VS		+3VS	3,16,17,20,21,22,23,24,25,26,27,28,30,31,32,36,40,45,46,48,50,51,53,57,58,61,62,91,92
+3VSUS		+3VSUS	22,24,27,28,30,33,34,37,53,62,81,92
+VCCP		+VCCP	3,6,7,26,27,32,57,82
+3V		+3V	24,44,45,57,91




Sandy Bridge:R0417 = 750 ohm (10V220000093)
Ivy Bridge:R0417 = 680 ohm (10V240000041)

PM_SYS_PWRGD is the power good for +1.5V_VCCDDQ

Different from EVEREST

If don't support S3 power reduction


1. Unmount R0450, R0452
2. Change R0409 to 130ohm from 0ohm - Design Guide 1.0 page 106
3. Unmount Q0501, C0501, R0506, R0507
4. Mount R0501, change R0508 to 0ohm from 1kohm
5. Mount R0702 and short JP0701
6. Unmount R2232, R2231, Q2203





Vcc for processor core
Voltage range: 0.3 - 1.52V

Voltage for the memory controller and
shared cache defined at the
motherboard VCCIO_SENSE and
VSS_SENSE_VCCIO

+VCCP 3,4,7,26,27,32,57,82
+VCCP 9,11,80




+VGFX_CORE
1uF * 11pcs
10uF * 6pcs
22uF * 6pcs





POWER



DDR3 - 1.5V RAILS



+1.5VS_VCCDDQ
1uF * 10pcs
10uF * 8pcs




5




+VCCSA_SELO	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.85V
H	L	0.725V
H	H	0.675V







PLL supply voltage
(DC + AC specification)



+VCCSA
1uF * 5pcs
10uF * 5pcs



CFG strapping information:	
CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x	
- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition	
- 0: Lane Numbers Reversed	
CFG[4]: Embedded DisplayPort Detection	
- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort	
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port	
CFG[6:5]: PCI Express Port Bifurcation Straps	
- 11 : (Default) x 1 6	
- 10 : x 8 , x 8	
- 01 : Reserved	
- 00 : x 8 , x 4 , x 4	
CFG[7]: PEG DEFER TRAINING	
- 1: (Default) PEG Train immediately following xxRESETB de assertion	
- 0: PEG Wait for BIOS training	






PEGATRON		Title : CPU_PCH_XDP*****	
BG1-CSC-HW R&D Dept.5		Engineer: Jim3_Liu	
Size	Project Name		Rev
Custom	VGFTG		1.1
Date: Tuesday, December 11, 2012		Sheet	10 of 104





Chief River




Decoupling guide from Intel PDDG R0.8

+VCORE 2.2uF * 16 pcs
22uF * 12 pcs







PEGATRON		Title : CPU DECOUPLING	
BG1-CSC-HW R&D Dept.5		Engineer: Jim3_Liu	
Size B	Project Name VGFTG		Rev 1.1
Date: Tuesday, December 11, 2012		Sheet 11	of 104






12V02GISM001
M: 1202-00HK000
S: 1202-00K4000
S: 1202-00LU000




DDR3 Vref



If support M3 :
 1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
 2. Un mount R1801,R1804




















+V_VREF_CA_DIMM0		+V_VREF_CA_DIMM0	16
+V_VREF_DQ_DIMM0		+V_VREF_DQ_DIMM0	16
+V_VREF_CA_DIMM1		+V_VREF_CA_DIMM1	17
+V_VREF_DQ_DIMM1		+V_VREF_DQ_DIMM1	17
+V_SM_VREF		+V_SM_VREF	7









Request by CSC for CMOS clear function

CMOS Settings	JRST2001	TPM Settings	JRST2002
Clear CMOS	Shunt	Clear ME RTC Registers	Shunt
Keep CMOS	Open	Keep ME RTC Registers	Open

+VCC_RTC	+VCC_RTC	22.27
+3VA	+3VA	6.30,33.37,57.60,65.81,88.93
+3VS	+3VS	3.4,16,17,21,22,23,24,25,26,27,28,30,31,32,36,40,45,46,48,50,51,53,57,58,61,62,91,92
+3VSUS_ORG	+3VSUS_ORG	21,22,24,25,27
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	26.27
+5VS	+5VS	27,30,31,36,37,46,48,50,51,56,57,58,62,66,80,87,91






HM70: 0200-00PT0TB
HM76: 0200-00P20TB

Digital Display Interface

CRT

COUGAR_POINT_ES1



Display Port D

CRT Disable: (For discrete graphic)




1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYNC, CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_IRTN
4. Connect to +V3.3:
VCCADAC

Display Port Disable: (For discrete graphic)



1. NC:
ALL

LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS




The diagram shows a 3V supply connected to the input of a U2401 SN74LVCT08DCKR buffer. The output of the buffer is connected to the PLT_RST# signal line through a 10kOhm resistor (R2426). The output signal is labeled BUF_PLT_RST#.









BIOS Rev. SKU


ID0	ID1	PCB Rev.	PCB_ID2	PCB_ID3 USB 3.0	PCB_ID4	PCB_ID5
0	0	R1.0	1: HDMI	1: 2 port	1:OPT/UMA	1:Zero_ODD
0	1	R1.1		1 port support		
1	0	R2.0		Sleep & Charge		
1	1	R2.1				
			0:non-HDMI	0: 1 port	0:DSC	0:NON_Zero_ODD





PCB_ID6	PCB_ID7	PCB_ID8	PCB_ID9
1: Standard	1: Premium	0	0: 17W
0: Entry	0: Mainstream	1	1: 35W
		1	0: 45W
		1	1: Reserve



HM70: 0200-00PT0TB
HM76: 0200-00P20TB









Configuration1(Win 7)

U2801	@	
U2802	@	
U2803	ME+BIOS+EC	4MB
ummount: R2855, R2856, R2864, R2865, R2853, R2852, R2834, R2850, R2851, R2832, C2803, U2802, R2869, R2870, R2868, D2802, U2801, R2835, R2836		

Configuration2(Win 8)

U2801	ME Firmware	2MB
U2802	EC+BIOS	4MB
ummount: R2858, R2862, R2866, R2867, U2803		

Option for Win8




R1.1

Quad I/O Flash ROM part number.

U2801	ME Firmware	2MB	Pegatron P/N	Pegatron VX
	Winbond	2MB	0500-01H3000	05V000000023
	MXIC	2MB	0500-01HU000	


U2802	EC+BIOS	4MB	Pegatron P/N	Pegatron VX
	Winbond	4MB	0500-01FA000	05V000000022
	MXIC	4MB	0500-01HW000	

PCH SMBUS




KB CONNECTER

BOTTOM SIDE for 2013 KB




Keyboard LED (暫定)




BOTTOM SIDE for 2013 KB

TOP SIDE FOR 2012 KB

Keyboard
















Touch Pad




TOP SIDE FOR 2012 KB

Thermal Policy






Place close to U3601 PIN 11



If SENSE_A total length is greater than 6 inches, change C3612 to 0.1uF


Place close to U3601 PIN 12



If SENSE_B is un-used, then pull high SENSE_B to +5VSUS_AVDD by 10Kohm resistor.


Placement near audio codec

EMI




Note: Keep PVDD supply and speaker traces routed on DGND plane. Keep away from AGND and other analog signals.

Place C3602~C3610 close to U3601



Audio Codec Power Rail

non-Sleep & Music --> +5VS & +3VS
Sleep & Music --> +5VO & +3VO



Audio Codec Power Rail +5VSUS_PVDD/AVDD
Turn ON by MIC JACK_IN#
SUSB_EC# keeps +5VSUS_PVDD/AVDD for S0

Audio Codec Power Rail +3VSUS_DVDD
Turn ON by SLP_MUSIC_EN (keep H/W EQ. (present))


PEGATRON Title : AUDIO_ID92HD99

B01-CSC-HW R&D Dept.5 Engineer: <Enginner Name>

Size Project Name VGFRTG Rev 1.1



Custom Date: Tuesday, December 11, 2012 Sheet 36 of 104

Sleep & Music 20120924




Internal Speakers Header


update speaker header define 20120914



AMP De-Pop Control circuit



R1.1







PEGATRON Title :AUDIO_ID92HD99

BG1-CSC-HW R&D Dept.5 Engineer: <Enginner Name>

Size Project Name
Custom VGFITG
Rev 1.1

Date: Tuesday, December 11, 2012 Sheet 37 of 104





R4008,C4010 Close to connector


M: 1221-0089000
S :TBD

	AU6465 W/ 48MHz (Default)	AU6465R
Mount	R4005 ,R4003	
Unmount		R4005 ,R4003

AU6465: 020K-0015000 ALCOR/AU6465A61-GBF-GR
AU6465R: 020K-0014000 ALCOR/AU6465RA61-GBF-GR




DEBUG CARD CONN.




PEGATRON		Title : BUG_Debug	
BG1-CSC-HW R&D Dept.5		Engineer: Jim3_Liu	
Size B	Project Name VGFTG		Rev 1.1
Date: Tuesday, December 11, 2012		Sheet 44 of 104	

Controller circuit




LCD_VCC for eDP


PCH



DMIC




Camera




NOTE:
1. Entire trace of Panel VCC should be wider than 80-mil


LVDS Connector






M:1237-000S000
S :1237-002U000
S :1217-01BU000


eDP HPD









R1.1 For EMI change




HDMI_SCL & HDMI_SDA :
no via , trace length should be as short as possible

R1.1
M : 1212-00EU000




U5001 Close to CPU

temp setting : 97 degree




U5003 Close to GPU




FAN


only for 15S FAN




USB 2.0 port x2 (Left Up)




2 PORT USB Sub-BOARD Mount LX5210 -> For EMI request



1 PORT USB Sub-BOARD Mount J5201




2 PORT USB Sub-BOARD Mount J5206





USB Sub-Board	Mount	Unmount
1port	J5201	J5206
2port	J5206	J5201


For 1 USB PORT
For 2 USB PORT



USB 3.0 ports x 1 without Sleep & Charge (Right Up)



PLACE ESD Diodes near USB Connector





USBSLP / NON_USBSLP




USB 3.0 ports x 1 with Sleep & Charge (Right Down)

TPS2544 Device True Table


Sleep & Charge function Setting	State	Charging Mode	Wake up	CHGCB0#	CHGCB1#	ILIM_SEL	USBSLP_EN	Backup
Auto Mode	S0	CDP	NA	1	1	1	1	Wake up by KB/MS at S3 state
	S3-S5	DCP Auto	NA	0	1	1	1	
Alternative Mode	S0	CDP	NA	1	1	1	1	Wake up by KB/MS at S3 state
	S3-S5	DCP Auto	NA	0	1	1	1	
Disable	S0	CDP	Enable wake up	1	1	0	1	Wake up by KB/MS at S3 state
	S3	SDP	Disable wake up	1	1	0	0	
	S4/S5	Discharge	NA	0	0	1	0	






PLACE ESD Diodes near USB Connector




R1.1
M:1213-017J000
S:1213-017B000









Order of Indicator LEDs



Discharge Circuit



G-sensor

3VVS_GS

/G-sensor /G-sensor /G-sensor /G-sensor

R5804 4.7KOhm R5805 4.7KOhm R5806 4.7KOhm R5807 4.7KOhm

C5801 0.1UF/16V C5802 0.1UF/16V

U5801

P3_5/SSCK/SCL/CMP1_2 P3_4/SCS#/SDA/CMP1_1

P3_7/CNTR0#/SSO/TXD1 P3_3/TCIN/INT3#/SSI00/CMP1_0

RESET# P1_0/KI0#/AN8/CMP0_0

XOUT/P4_7(1) P1_1/KI1#/AN9/CMP0_1

VSS/AVSS P4_2/VREF

XIN/P4_6 P1_2/KI2#/AN10/CMP0_2

VCC/AVCC P1_3/KI3#/AN11/TZOUT

MODE P1_4/TXD0

P4_5/INT0#/RXD1 P1_5/RXD0/CNTR01/INT11#

P1_7/CNTR00/INT10# P1_6/CLK0/SSI01

R5F211B4D34SP

/G-sensor

06V130000008

R1.1

60mA

SMB1_CLK 28,30,50,74 AXSTST

GSEN_INT 30 HDPINT#

SMB1_DAT 28,30,50,74

GSensor_Y

GSensor_X

GSensor_Z

HDPLC 30

HDPACT 30

EC HDPACT

R5800 47KOhm

C5803 0.033UF/16V

C5804 0.033UF/16V

C5805 0.033UF/16V

R5801 47KOhm

/G-sensor /G-sensor /G-sensor /G-sensor /G-sensor

3VVS

JP5801

2 1

1MM_OPEN_M1M2

@

5VVS

C5800 1UF/10V

/G-sensor

U5803

/G-sensor

SHDN# SET

GND IN OUT

G923-470T1UF

Vref=1.25V

3VVS_GS

R5808 64.9KOhm

1%

R5809 39KOhm

1%

C5806 1UF/6.3V

C5807 0.1UF/16V

/G-sensor /G-sensor

0.85mA

T5801

U5802

TSH352TR

NC1 NC2 NC3

GND1 Vdd1 Vdd2 Vdd3

ST ST ST

FS Voutz PD

GSensor_Z

GSensor_X

AXSTST

GSensor_Y

GSensor_Z


$$V_{out} = 1.25 * (1 + (64.9K/39K)) = 3.33V$$

PEGATRON Title : G-Sensor TSH35TR

BG1-CSC-HW R&D Dept.5 Engineer: Jim3_Liu

Size B Project Name Rev 1.1



Date: Tuesday, December 11, 2012 Sheet 58 of 104



CIR


PEGATRON		Title :CIR	
BG1-CSC-HW R&D Dept.5		Engineer: Jim3_Liu	
Size	Project Name		Rev
B			1.1
Date: Tuesday, December 11, 2012		Sheet	59 of 104

DC IN




M : 1208-01ET000
S : 1208-01C1000

Battery Connector




For Battery Off



PEGATRON		Title : DC-IN Battery	
BG1-CSC-HW R&D Dept.5		Engineer: Jim3_Liu	
Size	Project Name	Rev	
Custom	VGFTG	1.1	
Date: Tuesday, December 11, 2012		Sheet 60 of 104	


Touch Pad Module
R1.1 add LID_SW# at pin5



PEGATRON Title : Touch Panel		
BG1-CSC-HW R&D Dept.5		Engineer:
Size	Project Name	Rev
Custom		1.1
Date: Tuesday, December 11, 2012 Sheet 61 of 104		


R1.1

NFC USB only for non Shark Bay platform




BGA


CPU NUTx4




VGA NUTx2




PCB : Screw A




PCB : Screw B




PCB : Screw Cx3




PCB : Screw D




PCB : Screw F




PCB : Screw G



GND PAD H*2




PCB : Screw E




FTG STG

CPU PAD SCREWx4




LID Switch(Hall sensor)




Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.


PWR BRD











EMI









ADAPTOR VOLTAGE DETECTOR.










N14P-GV2
02V0A0000019
VGA








LVDS











N14P-GV2
02V0A0000019
/VGA




CHIEF RIVER



+5VO & +3VO POWER SUPPLY



DDR & VTT POWER SUPPLY




<Variant Name>

PEGATRON Title : **POWER_DDR & VTT**

Engineer: **<Enginner Name>**


Size	Project Name	Rev
Custom	VGFTG	1.1
Date: Tuesday, December 11, 2012	Sheet 83 of 104	

+1.8VS POWER SUPPLY



<Variant Name>


PEGATRON		Title :	POWER_+1.8VS
		Engineer:	<Enginner Name>
Size Custom	Project Name VGFTG		Rev 1.1
Date: Tuesday, December 11, 2012		Sheet	84 of 104





<Variant Name>		
PEGATRON Title : N/A		
Engineer:		
Size A4	Project Name	Rev 1.1
Date: Tuesday, December 11, 2012		Sheet 85 of 104

5					4					3					2					1					
D																									
C																									
B																									
A																									
															<Variant Name>										
															PEGATRON Title : POWER_1.5VS										
															Engineer: <Enginner Name>										
Size					Project Name																	Rev			
Custom					VGFTG																	1.1			
Date: Tuesday, December 11, 2012															Sheet 86 of 104										
5					4					3					2					1					

VGA_CORE POWER SUPPLY



	one phase	two phase
R8723	39K	20K
R8721	30K	20K
R8716	3K	2K
R8713	27K	18K
C8703	>1.8nF	2.7nF
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.9V	0.9V
optional naming	/N14M-GL	/N14P-GV2
















1 PHASE	2 PHASE
N14M-GL	N14P-GV2
EDP=20A	EDP=35A
TDC=20A	TDC=28A
OCP=40A	OCP=70A


+VGA_VCORE (2 Phase)	
TDC	:28A
Frequency	:305KHz
PWR Cap.	:940uF
EE Cap.	:139.5uF
Total Cap.	:1079.5uF
ESR	:3mOHM

+VGA_VCORE (1 Phase)	
TDC	:20A
Frequency	:305KHz
PWR Cap.	:940uF
EE Cap.	:139.5uF
Total Cap.	:1079.5uF
ESR	:3mOHM

VGA_PSI#	VO_action
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM



BATTERY CHARGER




<Variant Name>

PEGATRON Title : POWER_CHARGER

Size Custom		Project Name VGFTG		Rev 1.1
Date: Tuesday, December 11, 2012		Sheet 88 of 104		

5					4					3					2					1					
D																									
C																									
B																									
A																									
															<Variant Name>										
															PEGATRON Title : POWER_N/A										
															Engineer: <Enginner Name>										
Size					Project Name																	Rev			
Custom					VGFTG																	1.1			
Date: Tuesday, December 11, 2012															Sheet 89 of 104										
5					4					3					2					1					



USB#_PWR POWER

+3VS (1.563A)

Q9100 IRFML8244TRPBF
 $V_{GS} = 4.5V, R_{ds(on)} = 41m\Omega$
 $V_{GS} = 10V, R_{ds(on)} = 24m\Omega$

T9101 TPC26T
 C9108 @ 0.1uF/10V 10% vx_c0402_small

+3VO

+3VS SW R

R9105 47KOhm vx_r0402_small 1%

+5VS (2.184A)

Q9101 IRFML8244TRPBF
 $V_{GS} = 4.5V, R_{ds(on)} = 41m\Omega$
 $V_{GS} = 10V, R_{ds(on)} = 24m\Omega$

T9119 TPC26T
 C9103 @ 0.1uF/10V 10% vx_c0402_small

+5VO

+5VS SW R

R9106 47KOhm vx_r0402_small 1%

+1.5VS (0.28468A)

Q9102 IRFML8244TRPBF
 $V_{GS} = 4.5V, R_{ds(on)} = 41m\Omega$
 $V_{GS} = 10V, R_{ds(on)} = 24m\Omega$

T9120 TPC26T
 C9104 @ 0.1uF/10V 10% vx_c0402_small

+1.5VO

+1.5VS SW R

R9107 39KOhm vx_r0402_small 1%

+12VS (0.005A)

Q9105
 $V_{GS} = 4.5V, R_{ds(on)} = 41m\Omega$
 $V_{GS} = 10V, R_{ds(on)} = 24m\Omega$

T9108 TPC26T
 C9105 @ 0.1uF/10V 10% vx_c0402_small

+12V

R9101 10KOhm 10V220000003

121119

SUSC#_PWR POWER

SUSC#_PWR POWER

+3V (0.0625A)

+5V (0A)

+12V (0.005A)

SUSC#_PWR

Q9103
IRFML8244TRPBF

Q9104
IRFML8244TRPBF

Q9106
560KOhm 5% vx_r0402_small

R9104
22KOhm vx_r0402_small 1%

R9100
22KOhm vx_r0402_small 1%

C9111
0.033uF/16V vx_c0402_small 10%

C9114
0.1uF/10V 10% vx_c0402_small

C9115
0.068uF/16V vx_c0402_small 10%

T9103
TPC26T

T9114
TPC26T

T9113
TPC26T

VGS = 4.5V, Rds(on) = 41mOhm
VGS = 10V, Rds(on) = 24mOhm

VGS = 4.5V, Rds(on) = 41mOhm
VGS = 10V, Rds(on) = 24mOhm

VGS = 4.5V, Rds(on) = 41mOhm
VGS = 10V, Rds(on) = 24mOhm

30,71,74

25,87,92

DSC#_PWR POWER(DGPU)

The schematic diagram illustrates the power supply circuit for the DGPU. It features four main input voltage rails: +1.05V, +3V, +1.5V, and +12V. The +1.05V rail is connected to the gate of MOSFET Q9117 (FDS0309AS) and the gate of MOSFET Q9118 (IRFML824TRPBF). The +3V rail is connected to the gate of MOSFET Q9117 and the gate of MOSFET Q9114 (FDS0309AS). The +1.5V rail is connected to the gate of MOSFET Q9114 and the gate of MOSFET Q9107 (FDS0309AS). The +12V rail is connected to the gate of MOSFET Q9130 (TPC28T) and the gate of MOSFET Q9100 (FDS0309AS). The output of the circuit is +12VS_VGA (Max: 0.01A). The circuit includes several MOSFETs (Q9117, Q9118, Q9107, Q9130, Q9100, Q9127), diodes (D9101, D9102, D9103), resistors (R9113, R9114, R9123, R9115), and capacitors (C9119, C9116, C9121, C9127). The output is +12VS_VGA (Max: 0.01A).

SUSB#_PWR POWER Control

22,24,30,36,57,92 SUSB#_EC#

82,83,84,93 SUSB#_PWR

T9118 TPC26T

SP9100 nb_r0402_short_5mil_small

SUSC#_PWR POWER Control

30,57 SUSC#_EC#

83,93 SUSC#_PWR

T9116 TPC26T

SP9101 nb_r0402_short_5mil_small

DSC_VGA_PWR POWER Control


24 VGA_PWRON

57,74,87 DGPU_EN_PWR

T9149 TPC28T



SP9123 nb_r0402_short_5mil_small


POWER GOOD DETECTOR




<Variant Name>

PEGATRON		Title : POWER_PROTECT	
Size		Engineer: <Engineer Name>	
Custom	Project Name	VGFTG	
Date: Tuesday, December 11, 2012	Sheet 92	of 104	Rev 1.1





SPEC rating
(10mA)
(5mA)
(5mA)
(0.623A)
(1.75A)
(0.0625A)
(1.563A)
(0.002A)
(3.0107A)
(0A)
(2.184A)
(0.0574A)
(4.067A)
(1.6635A)
(4.2795A)
(8.184A+0.735A)
(0.735A)
(20A)
(3A)
(0.96A)




PEGATRON		Title : FRAME BUFFER C	
BG1-CSC-HW R&D Dept.5		Engineer: Keyy Liu	
Size C	Project Name VGFTG		Rev 1.1
Date: Tuesday, December 11, 2012		Sheet 86 of 104	



PEGATRON		Title : ****	
BG1-CSC-HW R&D Dept.5		Engineer: <i>Keby Liu</i>	
Size	Project Name		Rev
Custom	VGFTG		1.1
Date: <u>Tuesday, December 11, 2012</u>		Sheet	97 of 104

Power On Sequence Diagram G3-S0 R0.1 [Non-iAMT, Non-Deep Sx]



Power On Sequence

1 → 22

Power On Sequence Diagram G3-S0 R0.1 [Non-iAMT, Non-Deep Sx]

